These bits specify the pulse duration (number of CLKPS pulses). The pulse duration is PON[2:0] clockcycles coming out from the first prescaler thus determining the amount of time the RL resistive networkis turned on for each voltage transition on SEG and COM pins. A short drive time decreases powerconsumption, but displays with a high internal resistance may need longer drive time to achieve asatisfactory contrast