A prescaler counter can be used to divide the timer counter input clock frequency. The prescaler isenabled when TCLR bit 5 is set (PRE). The 2n division ratio value (PTV) can be configured in the TCLRregister. The prescaler counter is reset when the timer counter is stopped or reloaded on the fly.