12V_IN & V_VCC_12V (out) via target 50 pcs. Close to Rsense/MOS as possiblewiden MOS gate (pin4) as constratDo not place via (MOS_GATE_*) in MOS area. Violate constraintMay shorten gate on topPlace out cap (C1651,C815) near out via on top
12V U输入和V U VCC U 12V(输出),通过目标50个,尽可能靠近Rsense/MOS<br>将MOS门(pin4)加宽作为constrat<br>不要在金属氧化物半导体区域放置过孔(金属氧化物半导体栅极)。违反约束<br>可能会缩短顶部的浇口<br>将外盖(C1651、C815)放置在靠近顶部外通孔的位置<br>