In posted mode the software must read the pending write status bits (Timer Write Posted Status registerbits [4:0]) to insure that following write access will not be discarded due to on going write synchronizationprocess. These bits are automatically cleared by internal logic when the write to the corresponding registeris acknowledged