In the Silicon Labs reference design layouts the ground metallization of the inner PCB layers are eliminated beneath the RX match areato reduce the parasitic capacitance between the RX pins, as shown in the figure below. The CLNA = 1 pF value can be maintained onlywith this trick.