Power-Down Mode Input Pin<BR>PDB = 1, device is enabled (normal operation )<BR>PDB = 0, device is powered down .<BR>When the device is in the POWER DOWN state, the LVCMOS outputs are intri-state,<BR>the PLL is shutdown and IDD is minimized.<BR>Note: PDB pin requires minimum ramp time of 200us
正在翻译中..