back-annotation :The process of updating the logical design of a circuit with physically measured values, to allow for more accurate simulation.This term is in general used in connection to netlist simulations and STA where the propagation delay(s) through each cell in the netlist is overridden by the delay value(s) specified in a special file called sdf(synopsys delay format) file.