By reduction of film peeling ,and introducing a high-sensitivity defect inspection after W-CMP of each VIA process, for the corresponding capacitor, by setting the screening conditions for the high-voltage pulse, the failure rate of the IC design is 1ppm or less for the defect rate within 1 year after IC shipped out from ROHM.